Abstract-This letter demonstrates that a single organic micrometer-scale relay can easily generate a carry for four input bits and perform basic Boolean operations for two input bits.
II. RELAY DESIGN AND I-V CHARACTERISTICS
shows a three-dimensional schematic, cross-sections, and scanning electron micrographs (SEMs) of the relay used for this work. Design parameters and values are summarized in Table 1 . The same fabrication process steps described in [1] were utilized except for the Au electrodes on the substrate and the conductive-polymer (PEDOT:PSS) gates embedded within the movable structure (Fig. 1 ).The PEDOT:PSS layer was defined via conventional photolithography using a fluorinated photoresist (OSCoR 4001) prior to the deposition of the structural SU-8. This step is not only to create the dual gates, but also to avoid any overlap between the gates and the channel in order to preclude the undesirable weak bodybias effect [14] , [15] . A conventional lift-off process was used for the formation of the Au electrodes. Details of the 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The value of V PI for the case where input voltages are applied to both gates (for a 'double-gate' operation) is smaller than that for the other two cases where inputs are applied to either gate (for a 'single-gate' operation) since electrostatic actuation depends on the overlap area (A ov ) between the gate(s) and body(s) [16] :
where ε o is the vacuum permittivity, and k eff is the effective spring constant of the folded-flexures (in Fig. 1) . Fig. 1 ) is narrower at the center than that at the edge by ∼40 nm and ∼20 nm for the relays with ITO and Au S/D, respectively. Fig. 3 shows that complementary and symmetric p-and n-type operations can be implemented for digital logic, simply by adjusting the bias applied to the body electrodes of a relay: V b = 3 V and 0 V for the p-and n-type operations, respectively. The relay design (Fig. 1 ) that shows the I-V curves (Figs. 2 and 3 ) was used for the demonstration shown in Fig. 4 . 
III. RESULTS AND DISCUSSION
A single dual-gate dual-body relay can easily achieve basic logic and carry generate functions. Measured logic waveforms (in Fig. 4(c) ) using the bias configuration (in Fig. 4(a) ) confirm that a relay can perform either two-input AND or OR operations when the bias applied to its body electrodes (tied together to form a single node) is adjusted properly-to 0 V and −2 V for AND and OR, respectively. The maximum value of the output voltage (V out ∼ = 1 V) measured at the source electrode is lower than the V dd applied to its drain electrode (V d = V dd = 1.1·V pi ∼ = 7 V), due to the voltage divider formed by the contact resistance between the ITO channel and ITO S/D ( ∼ =5.6 M as shown in Fig. 2 ) and the input impedance (1 M ) of the oscilloscope (Tektronix DPO2024B). The output voltages are observed to be somewhat unstable since the number of deformable nanometer-scale asperities on the channel and S/D surfaces (that come in contact with each other to form conductive paths) would change slightly over time. Measured timing diagrams in Fig. 4(d) using the biasing scheme in Fig. 4(a) and 4(b) demonstrates an XOR function. For this experiment, a fabricated relay with ITO channels and Au S/D was used instead. Since the resistance of the ITO-Au contacts ( ∼ =0.9 M as shown in Fig. 2) is smaller, the maximum output voltage (V out ∼ = 4 V) is measured to be greater than that for the relay with pure ITO contacts (Fig. 4(c) ). Fig. 4(e) demonstrates that the same single relay (with ITO-Au contacts) with an appropriate bias configuration (Figs. 4(a) and 4(b) ) can produce a carry bit. The relay outputs a logic '1' (HI) only when the sum of two inputs is true (i.e., when logic levels for V in1 and V in2 are different: IN 1 ⊗ IN 2 ) and the sum of the other two inputs is also true (IN 3 ⊗ IN 4 ) , thereby generating a carry bit, i.e., '1' for the sum of the two calculated sums: (IN 1 ⊗ IN 2 ) & (IN 3 ⊗ IN 4 ) .
IV. CONCLUSION
Two-input basic logic gates and a four-input carry generator have been demonstrated using a single well-functioning organic MEM relay consisting of dual-gate, dual-body, and dual pairs of S/D electrodes.
Such multiple-input processing capability of a relay would provide more versatile logic functionality for more complex logic circuits.
